

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
30 August 2001 (30.08.2001)

PCT

(10) International Publication Number
WO 01/63708 A2

- (51) International Patent Classification⁷: **H01S 5/183, 5/40**
- (21) International Application Number: PCT/US01/06163
- (22) International Filing Date: 26 February 2001 (26.02.2001)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
- | | | |
|------------|-------------------------------|----|
| 60/184,706 | 24 February 2000 (24.02.2000) | US |
| 09/602,444 | 23 June 2000 (23.06.2000) | US |
| 09/603,296 | 23 June 2000 (23.06.2000) | US |
| 09/602,454 | 23 June 2000 (23.06.2000) | US |
| 09/602,817 | 23 June 2000 (23.06.2000) | US |
| 09/603,239 | 23 June 2000 (23.06.2000) | US |
| 09/603,227 | 23 June 2000 (23.06.2000) | US |
| 09/603,242 | 23 June 2000 (23.06.2000) | US |
| 09/603,140 | 23 June 2000 (23.06.2000) | US |
- (63) Related by continuation (CON) or continuation-in-part (CIP) to earlier applications:
- | | |
|----------|-------------------------------|
| US | 60/184,706 (CIP) |
| Filed on | 24 February 2000 (24.02.2000) |
| US | 09/602,444 (CIP) |
| Filed on | 23 June 2000 (23.06.2000) |
| US | 09/603,296 (CIP) |
| Filed on | 23 June 2000 (23.06.2000) |
| US | 09/602,454 (CIP) |
| Filed on | 23 June 2000 (23.06.2000) |
| US | 09/602,817 (CIP) |
| Filed on | 23 June 2000 (23.06.2000) |
| US | 09/603,239 (CIP) |
| Filed on | 23 June 2000 (23.06.2000) |
| US | 09/603,227 (CIP) |
| Filed on | 23 June 2000 (23.06.2000) |
| US | 09/603,242 (CIP) |
| Filed on | 23 June 2000 (23.06.2000) |
| US | 09/603,140 (CIP) |
| Filed on | 23 June 2000 (23.06.2000) |
- (71) Applicant (for all designated States except US): **BANDWIDTH9, INC.** [US/US]; 46410 Fremont Boulevard, Fremont, CA 94538-6409 (US).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): **BOUCART, Julien** [FR/US]; Apt. H107, 440 Dixon Landing Road, Milpitas, CA 95035 (US). **CHANG-HASNAIN, Constance** [US/US]; 4387 Remora Drive, Union City, CA 94587 (US). **JANSEN, Mitch** [US/US]; 1441 Dana Avenue, Paloalto, CA 94301 (US). **NABIEV, Rashit** [RU/US]; 3158 Greer Road, Palo Alto, CA 94303 (US). **YUEN, Wupen** [—/US]; 81 F. Escondito Village, Stanford, CA 94305 (US).
- (74) Agent: **DAVIS, Paul**; Wilson Sonsini Goodrich & Rosati, 650 Page Mill Road, Palo Alto, CA 94034-1050 (US).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, T'Z, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).
- Published:
— without international search report and to be republished upon receipt of that report
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: VERTICAL CAVITY APPARATUS WITH TUNNEL JUNCTION

(57) Abstract: A vertical cavity apparatus includes a first mirror, a substrate and a second mirror coupled to the substrate. At least a first and a second active regions are each positioned between the first and second mirrors. At least a first oxide layer is positioned between the first and second mirrors. At least tunnel junction is positioned between the first and second mirrors.

WO 01/63708 A2

5 **VERTICAL CAVITY APPARATUS WITH TUNNEL JUNCTION**

BACKGROUND OF THE INVENTION

Field of the Invention:

10 This invention relates generally to a vertical cavity apparatus, and more particularly to a vertical cavity apparatus with at least one tunnel junction.

Description of Related Art

15 Continued advances in long-distance, fiber-optic communications depend on high-quality laser sources. Since optical fibers exhibit lowest attenuation and dispersion at the wavelengths of 1.3 μm and 1.55 μm , suitable sources should emit at these relatively long wavelengths in single-mode operation.

20 Traditionally, long-wavelength distributed feedback (DFB) lasers are employed in fiber-optic communications systems for their single longitudinal and transverse mode characteristics. However, fabricating DFB lasers involves very complicated and low-yield processes. Furthermore, the DFB laser performance is very sensitive to the
25 surrounding temperature change. Thus, complicated electronics are needed in the transmitter to control the operating environment. These disadvantages render the DFB laser a very expensive light source and severely limit its application in the fiber-optic communications field.

 Vertical Cavity Surface Emitting Lasers (VCSELs) emitting in the
30 1.3 μm and 1.55 μm ranges have been visualized as promising candidates for replacing DFBs in telecommunications applications. Due to their extremely short cavity length (on the order of one lasing wavelength), VCSELs are intrinsically single longitudinal mode devices. This eliminates the need for complicated processing steps that are
35 required for fabricating DFB lasers. Furthermore, VCSELs have the advantage of wafer-scale fabrication and testing due to their surface-normal topology.

 Unfortunately, VCSELs suffer material limitations that are negligible in the case of short-wavelength VCSELs but drastically affect
40 the performance of long-wavelength VCSELs. The small available

5 refractive index difference Δn between reflective layers of the Distributed
Bragg Reflectors (DBRs) requires that a large number of layers with high
composition and thickness precision be used to achieve sufficient
reflectivity. Another object of the present invention is to reduce loss in a
10 vertical cavity apparatus. Due to the small Δn the relatively thick
DBR's result in high diffraction losses. Furthermore, high free-carrier
absorption loss limits the maximum achievable reflectivity and the high
non-radiative recombination rate increases the electrical current for
reaching the lasing threshold.

These problems have restricted prior art fabrication efforts to
15 non-wafer-scale, complicated and low-yield processes such as wafer
fusion described by D.I. Babic et al., "Room-Temperature Continuous-
Wave Operation of 1.54 μm Vertical-Cavity-Lasers", IEEE Photonics
Technology Letters, Vol. 7, No. 11, 1995, pp. 1225-1227 and Y. Ohiso et
al., "1-55 μm Vertical-Cavity Surface-Emitting Lasers with Wafer-Fused
20 InGaAsP/InP-GaAs/AlAs DBRs", Electronics Letters, Vol. 32, No. 16,
1996, pp. 1483-1484. Alternatively, long-wavelength VCSELs have also
been manufactured by evaporation of dielectric mirrors as described by
S. Uchiyama et al., "Low Threshold Room Temperature Continuous
Wave Operation of 1.3 μm GaInAsP/InP Strained Layer Multiquantum
25 Well Surface Emitting Laser", Electronics Letters, Vol. 32, No. 11, 1996,
pp. 1011-13; M.A. Fisher et al., "Pulsed Electrical Operation of 1.5 μm
Vertical-Cavity-Surface-Emitting Lasers", IEEE Photonics Technology
Letters, Vol. 7, No. 6, 1995, pp. 608-610 and T. Tadokoro et al., "Room
Temperature Pulsed Operation of 1.5 μm GaInAsP/InP Vertical-Cavity
30 Surface-Emitting Lasers", IEEE Photonics Technology Letters, Vol. 4,
No. 5, 1992, pp. 409-411.

Unfortunately, these methods do not allow one to efficiently grow
long-wavelength VCSELs.

Tunneling in GaAs, at an n+/p+ junction, is well known (see, for
35 example, N. Holonyak, Jr. and I. A. Lesk, Proc. IRE 48, 1405, 1960), and is
generally of interest for its negative resistance. Tunneling in GaAs can be
enhanced with an InGaAs transition region (see, for example, T. A. Richard, E.
I. Chen, A. R. Sugg, G. E. Hofler, and N. Holonyak, Jr., Appl. Phys. Lett. 63,

5 3613, 1993), and besides its negative resistance behavior, can be used in reverse
bias as a form of "ohmic" contact. This allows, for example, the reversal of the
doping sequence of an Al sub x Ga sub 1-x As-GaAs quantum well
heterostructure laser (n forward arrow p to p forward arrow n) grown on an n-
type GaAs substrate. See, for example, A. R. Sugg, E. I. Chen, T. A. Richard,
10 S. A. Maranowski, and N. Holonyak, Jr., Appl. Phys. Lett. 62, 2510 (1993) or
the cascading of absorbing regions to produce higher efficiency solar cells (see
for example D. L. Miller, S. W. Zehr and J.S.Harris Jr, Journ. App. Phys.,
53(1), pp 744-748, (1982) and P. Basmaji, M. Guittard, A. Rudra, J. F. Carlin
and P. Gibart, Journ. Appl. Phys., 62(5), pp 2103-2106, (1987)).

15 Use of tunnel junctions in order to increase the optical round-
trip gain in the cavity and increase differential efficiency is shown in
"Room-temperature, electrically-pumped, multiple-active region VCSELs
with high differential efficiency at 1.55 μm ", Kim, J. K.; Hall, E.;
Sjolund, O.; Coldren, L. A.; Dept. Electr. & Comput. Eng., California
20 Univ., Santa Barbara, CA, 1999 IEEE LEOS Annual Meeting Conference
Proceedings, 12th Annual Meeting San Francisco, CA, 8-11 Nov. 1999
and in "CW room temperature operation of a diode cascade quantum
well VCSEL", Knodl, T.; Jager, R.; Grabherr, M.; King, R.; Kicherer, M.;
Miller, M.; Mederer, F.; Ebeling, K. J.; Dept. of Optoelectron., Ulm Univ.,
25 Germany, 1999 IEEE LEOS Annual Meeting Conference Proceedings,
12th Annual Meeting San Francisco, CA, 8-1 Nov. 1999. The concept has
also been demonstrated in edge emitting laser where several active
layers have been stacked to produce high power lasers (see for example
J. C. Garcia, E. Rosencher, P. Collot, N. Laurent, J. L. Guyaux, E.
30 Chirlias and J. Nagle, PT1.15, Xth international MBE conference on
Molecular Beam Epitaxy, Cannes (France), 1998 ; Patent 5212706,
Issued 05/18/1993, "Laser diode assembly with tunnel junctions and
providing multiple beams", J.Faquir, C.Storrs.

35 A tunnel contact junction can be used in a light emitting semiconductor
device as a hole source and makes possible lateral bias currents (electron
current) to drive a quantum well heterostructure (QWH) laser without the
compromise of the low mobility and large resistive voltage drop of lateral
conduction in thin p-type layers. This is particularly valuable in QWH laser

5 structures employing upper and/or lower native oxide confining layers (see, for example, M. Dallesasse, N. Holonyak Jr., A. R. Sugg, T. A. Richard, and N. El Zein, Appl. Phys. Lett 57 2844, 1990; A. R. Sugg, E. I. Chen, T. A. Richard, N. Holonyak, Jr., and K. C. Hsieh, Appl. Phys. Lett. 62, 1259, 1993; Patent US5936266, N. Holonyak, J. J. Wierer, P. W. Evans) that require lateral bias
10 currents (see, for example, P. W. Evans, N. Holonyak, Jr., S. A. Maranowski, M. J. Ries, and E. I. Chen, Appl. Phys. Lett. 67, 3168, 1995), or in devices such as a vertical cavity surface emitting laser (VCSEL) where lateral hole currents have been employed (see, for example, D. L. Huffker, D. G. Deppe, and K. Kumar, Appl. Phys. Lett. 65, 97, 1994). Hole conduction along a layer
15 introduces a large device series resistance, because of the low hole mobility, and increases threshold voltages and device heating. A tunnel contact junction on the p side of an oxide confined QWH can be used to replace lateral hole excitation currents. The hole injection is supported by a lateral electron current, thus providing lower voltage drop and less series resistance. This minimizes the
20 amount of p-type material and, to the extent possible, employ only n-type layers (electron conduction) to carry the device current. In addition to electrical and thermal performance advantages from reducing the amount of lossier p-type material, an optical advantage can also accrue since p-type material of the same conductance as n-type material is generally more absorptive of the light being
25 generated in semiconductor light emitting devices (see for example J. Boucart, C. Starck, F. Gaborit, A. Plais, N. Bouche, E. Derouin, L. Goldstein, C. Fortin, D. Carpentier, P. Salet, F. Brillouet, and J. Jacquet, Photon Tech. Lett., 11(6), June 1999 and Patent EP00869593A, F. Brillouet, P. Salet, L. Goldstein, P. Garabedian, C. Starck, J. Boucart / JP10321952A).

30 There is a need for a vertical cavity apparatus with improved gain. There is a further need for an improved vertical cavity apparatus with higher power. There is another need for an improved vertical cavity apparatus with high efficiency. There is a further need for an improved vertical cavity apparatus with high sensitivity. A further need exists for an improved
35 cavity apparatus with tunnel junctions. Yet another need exists for an improved

- 5 vertical cavity apparatus that cascades multiple pn junctions with a single power source.

SUMMARY

10 Accordingly, an object of the present invention is to provide a vertical cavity apparatus with improved gain.

Another object of the present invention is to reduce loss in a vertical cavity apparatus.

Yet another object of the present invention is to provide a vertical cavity apparatus with high efficiency.

15 A further object of the present invention is to provide a vertical cavity apparatus with high sensitivity.

Yet another object of the present invention is to reduce resistance in a vertical cavity apparatus.

20 Another object of the present invention is to prevent current spreading in a vertical cavity apparatus.

A further object of the present invention is to provide a vertical cavity apparatus with tunnel junctions.

25 Another object of the present invention is to provide a vertical cavity apparatus that cascades multiple pn junctions with a single power source.

Yet another object of the present invention is to provide a high power VCSEL.

Still a further object of the present invention is to provide a low threshold VCSEL.

30 Another object of the present invention is to provide a VCSEL with a large tuning range.

A further object of the present invention is to provide a VCSEL with tunnel junctions.

35 Another object of the present invention is to provide a VCSEL that cascades multiple pn junctions with a single power source.

These and other objects of the present invention are achieved in a vertical cavity apparatus that includes a first mirror, a substrate and a second mirror coupled to the substrate. At least a first and a second active region are each positioned between the first and second mirrors.

- 5 At least a first oxide layer is positioned between the first and second mirrors. At least a first tunnel junction is positioned between the first and second mirrors.

BRIEF DESCRIPTION OF THE DRAWINGS

- 10 Figure 1(a) is a cross-sectional view of a VCSEL structure of the present invention with two active layers, a tunnel junction positioned between the top and bottom mirrors and an oxide layer positioned between the top mirror and the top active layer.

- 15 Figure 1(b) is a cross-sectional view of a VCSEL structure of the present invention with a tunnel junction positioned between the top and bottom mirrors and an oxide layer positioned adjacent to the bottom mirror.

- 20 Figure 1(c) is a cross-sectional view of the VCSEL structure of Figure 1(a) with a second tunnel positioned between the top and bottom mirrors.

Figure 2 is a cross-sectional view of the VCSEL structure of Figure 1(a) with three active layers, two tunnel junctions and an oxide layer positioned between the top mirror and the top active layer.

- 25 Figure 3 is a cross-sectional view of the VCSEL structure of Figure 2 with two additional oxide layers, each positioned between a tunnel junction and an active layer.

Figure 4 is a cross-sectional view of the VCSEL structure of Figure 2 two partial DBR's, each positioned between a tunnel junction and an active layer.

- 30 Figure 5 is a cross-sectional view of the VCSEL structure of Figure 4 with two additional oxide layers, each positioned between a tunnel junction and an active layer.

- 35 Figure 6 is a perspective view of the substrate from the Figure 1(a) through Figure 5 VCSELS with an etched pattern formed on a top or bottom surface.

Figure 7 is a cross-sectional view of a top mirror used with the present invention that includes a metallic layer.

Figure 8 is a cross-sectional view of a top mirror used with the present invention that is coupled to a tunable filter.

5 Figure 9 is a cross-sectional view of a tunnel junction used with the present invention, illustrating the tunnel junction's opposing first and second sides.

 Figure 10 is a cross-sectional view of an active layer of the present invention that includes quantum wells and barriers.

10 Figure 11 is a cross-sectional view of a VCSEL structure of the present invention with a tunnel junction positioned between the top mirror and an oxide layer, and the top mirror is an n-doped DBR.

 Figure 12 is a cross-sectional view of a VCSEL structure of the present invention with a tunnel junction positioned between the top
15 mirror and an oxide layer, and the top mirror is an n-doped DBR.

 Figure 13 is a cross-sectional view of a VCSEL structure of the present invention with an oxide layer positioned between the top mirror and the top active layer, and a tunnel junction positioned between the oxide layer and the top active layer.

20 Figure 14 is a cross-sectional view of a VCSEL structure of the present invention with an ion implantation layer.

 Figure 15 is a cross-sectional view of a VCSEL structure similar to the VCSEL structure of Figure 5 with ion implantation layers substituted for the second and third oxide layers.

25 Figure 16 is a cross-sectional view of a VCSEL structure similar to the VCSEL structure of Figure 1(a) with the inclusion of an etched layer.

 Figure 17 is a cross-sectional view of a VCSEL structure similar to the VCSEL structure of Figure 5 with etched layers substituted for
30 the second and third oxide layers.

 Figure 18(a) is a cross-sectional view of the etched layer of Figure 16 with a vertical profile.

 Figure 18(b) is a cross-sectional view of the etched layer of Figure 16 with a sloped profile

35 Figure 18(c) is a cross-sectional view of the etched layer of Figure 16 with a variable geometric profile.

 Figure 18(d) is a cross-sectional view of the etched layer of Figure 16 with another example of a variable geometric profile.

40 Figure 18(e) is a cross-sectional view of the etched layer of Figure 16 with yet another example of a variable geometric profile.

5 Figure 19 is a cross-sectional view of a vertical cavity structure of the present invention with a fiber grating.

 Figure 20 is a cross-sectional view of a top mirror used with the present invention that is a fused mirror.

10 Figure 21 is a cross-sectional view of a top mirror used with the present invention that is a cantilever structure.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

 The present invention is a vertical cavity apparatus with a first mirror, a substrate and a second mirror grown on the substrate. The vertical cavity structure of the present invention can be a vertical cavity surface emitting laser, a vertical cavity detector, a vertical cavity modulator, a vertical cavity attenuator, a vertical cavity amplifier, a vertical cavity micromechanical structure, a vertical cavity micromechanical structure with a single support member, a vertical cavity micromechanical structure with at least two support members or a vertical cavity tunable micromechanical structure.

 In one embodiment, illustrated in Figures 1(a) and 1(b), the vertical cavity structure is a VCSEL 10. VCSEL 10 is a layered structure with top and bottom mirrors 12 and 14. Light is emitted in a vertical direction that is perpendicular to the planes of the layers. Top and bottom mirrors 12 and 14 are preferably DBR's. The use of DBR's allows to obtain very high reflectivities (>99.5%).

 First and second active layers 16 and 18 are positioned between top and bottom mirrors 12 and 14. Examples of suitable materials for first and second active layers 16 and 18 include but are not limited to InGaAsP, InAlGaAs, InGaAs and the like. At least one tunnel junction 20 and a first oxide layer 22 are each positioned between top and bottom mirrors 12 and 14. Tunnel junction 22 can have a width in the range of 5nm-500nm. Oxide layer 22 can a thickness of less than 0.5 μ m. Also included is a substrate 24. Substrate 24 can be made of a variety of materials including but not limited to InP, GaAs and the like.

 In Figure 1(a), first oxide layer 22 is positioned between top mirror 12 and first active layer 16. In Figure 1(b), first oxide layer 22 is positioned between bottom mirror 14 and second active layer 18. Oxide layer 22 is located in a p type material. There are two main advantages depending

5 on the position of tunnel junction 20. When positioned between two active regions tunnel junction 20 increases the gain. When positioned on top of an active region tunnel junction 20 allows low intracavity access resistance and use of low loss mirrors by either using n-doped DBR (for vertical injection) or undoped DBR (intracavity contact) which
10 have less free carrier losses than p-type DBRs.

Top mirror 12 can be partially oxidized. Oxidation of top mirror 12 creates a large refractive index difference between adjacent layers. This index difference can drastically increase the stop bandwidth of top mirror 12, and therefore relax the growth accuracy for top mirror 12.
15 The high-contrast, oxidized top mirror 12 reduces the diffraction loss and eliminates the free-carrier-absorption loss.

When top mirror 12 is oxidized, the thickness of high Al-content layers is calculated by taking into account the refractive index and thickness change resulted from the oxidation process. The oxidized
20 part of top mirror 12 is undoped to eliminate free-carrier absorption loss. Oxidation of top mirror 12 can be done in conjunction with the oxidation of the confinement layer. The oxidation process can be conducted in a water-saturated nitrogen ambient, at a temperature between 350 °C to 450 °C.

25 Top and bottom mirrors 12 and 14, as well as the active regions can be grown in the same epitaxial process. This procedure allows full-wafer growth and processing, and therefore significantly reduces the cost of fabricating long-wavelength VCSELs. The lattice relaxed portion of VCSEL 10 can also be grown by a separate epitaxial growth process.
30 When using the molecular beam epitaxy method, the growth temperature for top mirror 12 is preferably less than 500 °C. The lattice relaxed mirror can incorporate a tunnel junction. At least one layer of VCSEL 10 can be grown while the substrate 24 is held stationary and the other layers are grown while substrate 24 is rotated.

35 Referring now to Figure 1(c), a second tunnel junction 26 can be optionally included and positioned between bottom mirror 14 and second active layer 18. Additional tunnel junctions increase the gain. A first partial DBR 28 can also be included and positioned between first and second active regions 16 and 18.

5 Figure 2 illustrates an embodiment of VCSEL 10 with a third active region 30. First and second tunnel junctions 20 and 26 are positioned between first, second and third active regions 16, 18 and 30 respectively. Although first oxide layer 22 is shown as being positioned adjacent to top mirror 12, it will be appreciated that another oxide layer
10 22 can alternatively be positioned between active layers. Additional active layers can be included. Preferably, no more than ten active layers are included. More preferably the number of active layers is five or less or no more than three.

 Additional oxide layers can be included. Figure 3 the inclusion of
15 second and a third oxide layers 32 and 34 are used to reduce current spread. Oxide layers 32 and 34 become insulators and force the current to be funneled in the semiconductor layer (at the center) that is not oxidized. In the embodiment illustrated in Figure 3, second oxide layer
20 32 is positioned between first tunnel junction 20 and second active layer 18, and third oxide layer 34 is positioned between second junction 26 and third active region 30. This specific arrangement reduces the current spreading between active layers .

 As shown in Figure 4, multiple partial DBR's can be included and positioned between top and bottom mirrors 12 and 14. First and second
25 partial DBR's 28 and 36 form several FP cavities with different FP wavelengths in order to stabilize the performance in temperature and the wavelength range of tuning. In Figure 4, first partial DBR 28 is positioned between first and second active regions 16 and 18. Second partial DBR 36 is positioned between second and third active regions 18
30 and 30. In the embodiment illustrated in Figure 4, first tunnel junction 20 is positioned first active region 16 and first partial DBR 28. Second tunnel junction 26 is positioned between second active region 18 and second partial DBR 36.

 As illustrated in Figure 5, the VCSEL 10 from Figure 4 can also
35 include second and third oxide layers 32 and 34 that are positioned between the first and second partial DBR's 28 and 36 and active regions 18 and 30.

 Substrate 24 has a given crystallographic orientation. Examples of suitable crystallographic orientations include but are not limited to
40 (001), (311A), (311B) and (110). As illustrated in Figure 6, substrate 24

5 can have an etched pattern 38 formed on a top or bottom surface,
where the top surface is adjacent to bottom mirror 14. Substrate 24
can include a dielectric pattern. All or a portion of the substrate 24
layers can be grown using selective area epitaxy.

10 Top mirror 12 can be tunable. A metallic layer 40 can be
positioned on the top of top mirror 12. Metallic layer 40 boosts the
reflectivity of the DBR. Top mirror 12 can be integrated with a tunable
filter 42 (Figure 8).

15 Referring now to Figure 9, tunnel junctions 20 and 26 have first
and second opposing sides 44 and 46 which are cladding regions.
Cladding regions 44 and 46 can be made of the same material, different
materials, have different thickness and have different doping profiles
and can be non doped. Tunnel junctions 20 and 26 can be uniformly
doped and non-uniformly doped. Tunnel junctions 20 and 26 are doped
with opposite dopants (i.e., n-type/p-type). Additionally, tunnel
20 junctions 20 and 26 and cladding regions 44 and 46 can be
compositionally graded.

As illustrated in Figure 10 each active region 16, 18 and 30
includes a least one quantum well, generally denoted as 48 in Figure
10. In one embodiment, each active region includes a plurality of
25 quantum wells 48. The quantum wells 48 in each active region 16, 18
and 30 can have different widths, the same widths, different maximum
gain wavelengths, the same maximum gain wavelength, different
compositions, the same strain and different strain. Quantum wells 48
can be strained quantum wells, tensile strained quantum wells,
30 unstrained quantum wells, compression strained quantum well. All
quantum wells 48 can be the same type, different types and
combinations.

All or some of the different quantum wells 48 in each active
region 16, 18 and 30 can have different widths, generate different
35 maximum gain wavelengths, or generate the same maximum gain
wavelengths. In one embodiment, quantum wells 48 in active region 16
generate a first wavelength, those in active region 18 a different
wavelength, those in active region 30 yet another wavelength and so
on.

5 Referring still to Figure 11, the plurality of quantum wells 48 in each active region 16, 18 and 30 can have a plurality of barriers 50. All or a portion of the plurality of barriers 50 can have the same strain or different strains.

10 Each active region 16, 18 and 30 can be a bulk region. The use of a bulk region increases the confinement factor and the modal gain. Bulk regions 52 can be non-doped, uniformly doped or non-uniformly doped. Bulk regions 52 have opposing first and second sides 54 and 56 respectively that can be made of the same material or different materials. The thickness of first and second sides 54 and 56 can be the same or different. First and second sides 54 and 56 can have the same
15 doping profiles, different doping profiles and different widths. Each bulk region 52 can be compositionally graded.

Due to the higher mobility of electrons compared to holes, reverse biasing enables the injection of holes through a low resistive n region. This is achieved by using an n doped top mirror 12 or using the
20 structures of Figures 11 and 12. The structure illustrated in Figure 11 includes an n doped top DBR 12 that reduces the resistance of the entire VCSEL 10 structure. In this embodiment, tunnel junction 20 allows the current to be injected with a low access resistance than oxide layer 22 which is located in p-regions.
25

In Figure 12 first tunnel junction 20 is positioned between top mirror 12 and first oxide layer 22 and is either partially doped or undoped. The contact taken laterally on top of tunnel junction 20 can therefore flow in the low resistive n-type material before being converted
30 into holes through the reverse biased tunnel junction 20. The current is then funneled through the oxide aperture in layer 22. In the Figure 11 embodiment, the current is injected through the top DBR 12 while in Figure 12 embodiment the current is injected laterally. With the Figure 12 embodiment, lateral injection of current permits the use of a non-
35 doped DBR which greatly reduces the free carrier losses.

In another embodiment, illustrated in Figure 13, first oxide layer 22 is positioned between top mirror 12 and first tunnel junction 20. In this embodiment, first oxide layer 22 is used for index guiding to allow for single mode stability and tunnel junction 20 function is used for
40 current injection through low optical losses materials. In this

5 embodiment, the current confinement is done through an implantation step, plasma etching or undercutting.

 Variations of embodiments illustrated in Figures 11, 12 and 13 include use of a double intracavity contact by putting a lateral contact below active region 16 to allow bottom DBR 14 to be undoped which
10 reduces the losses due to bottom DBR 14. Additionally, the embodiments illustrated in Figures 1 through 14 can also employ the lateral injection of current shown in the Figure 11 and 12 embodiments.

 Top mirror 12 can be an n-doped DBR. In order to benefit from the low access resistance of n-doped DBR 12 an injection through a
15 reverse biased tunnel junction 20 are combined with first oxide layer 22 that induces an index guiding. In another embodiment of the present invention, illustrated in Figure 14, VCSEL 10 includes first tunnel junction 20 and an ion implantation layer 58, each positioned between top and bottom mirrors 12 and 14. Ion implantation is used to locally
20 destroy the conductive properties which enables the creation of a locally conductive area and provides for current localization. In the embodiment illustrated in Figure 14, first ion implantation layers 58 is substituted for the oxide layers of the Figure 1 through 13
 embodiments. Additional ion implantation layers can be included and
25 be positioned between adjacent tunnel junctions and active regions as shown in Figure 15. First oxide layer 22 can also be included and positioned between top mirror 12 and top active region, or between bottom mirror 14 and the bottom active region (not shown). In the Figure 15 embodiment, there is an amount of index guiding and current
30 confinement.

 In the Figure 15 embodiment, the layers are grown by standard methods, such as molecular beam epitaxy and the like. After this growth a photoresist mask is deposited above the parts where the implantation needs to be prevented. The structure is then exposed to a
35 high energy ion beam. Ions are implanted to depths which are determined by the ion beam energy.

 In another embodiment, illustrated in Figure 16, VCSEL 10 includes first tunnel junction 20 and a first etched layer 60, each positioned between top and bottom mirrors 12 and 14. In the
40 embodiment illustrated in Figure 16, first etched layer 60 is substituted

5 for the oxide layers of the Figures 1 through 13 embodiments.
Additional etched layers can be included and be positioned between
adjacent tunnel junctions and active regions as shown in Figure 17.
Etching provides formation of current localization because etched
portions are electrical insulators.

10 Each etched layer 60 can have a variety of different profiles. As
illustrated in Figures 18 (a), 18(b), 18(c) through 18(e), etched layer 60
can have with respect to a longitudinal axis of substrate 24, a vertical
profile, a slopped profile, a variable geometric profile and an undercut
profile.

15 One or both of top mirror 12 and bottom mirror 14 can be a
lattice relaxed mirror. First tunnel junction 20 is positioned between
top and bottom mirrors 12 and 14. Additionally, first oxide layer 22 can
be positioned adjacent to top mirror 12 or bottom mirror 14. With any
of the embodiments illustrated in Figures 1 through 17 top and bottom
20 mirrors 12 and 14 can be lattice relaxed mirrors. Lattice relaxed
mirrors permit the use of materials with high index contrast, high
reflectivities, and low thermal resistivity without the constraint of lattice
matching.

In this embodiment, substrate 24 can be made of a lattice
25 defining material such as InP, GaAs and the like. A stack of layers on
top of substrate 24 forms bottom mirror 14 and can consist of a
combination of material such as InAlGaAs/InAlAs, InGaAsP/InP,
AlGaAsSb/AlAsSb, InGaN, GaN, AlGaInAsN/GaAs and the like. Bottom
mirror 14 can be formed of alternating layers of InAlGaAs and InAlAs.
30 The refractive index is different between the layers. The number of the
alternating layers can be, for example, from 2-2000 in order to achieve
the desired reflectivity.

Bottom mirror 14 can be lattice matched to the lattice defining
material of substrate 24. Bottom 14 can be grown using any epitaxial
35 growth method, such as metal-organic chemical vapor deposition
(MOCVD), molecular beam epitaxy (MBE) e-beam, chemical beam
epitaxy, and the like.

A spacer layer, not shown, can be deposited on top of bottom
mirror 14. The material of spacer layer can be made of
40 InAlGaAs/InAlAs, InGaAsP/InP, AlGaAsSb/AlAsSb, InGaN, GaN,

5 AlGaInAsN/GaAs and the like. The spacer layer can be lattice matched to the lattice defining material of substrate 24.

Top mirror 12 can also be a DBR that is grown on top of a confinement layer that can also be considered as part of top mirror 12. The confinement layer and top mirror 12 can be the lattice relaxed
10 portion of VCSEL 10. The lattice mismatch factor may be 0-500%, from the lattice defining material.

Top mirror 12 is made of a material such as AlGaAs, InGaP, InGaAsP and the like. In one embodiment, top mirror 12 is made of a set of alternating layers of AlGaAs and GaAs. The high Al-content
15 AlGaAs layers are the low refractive index layers.

In another embodiment, one or both of top mirror 12 and bottom mirror 14 can be a dielectric mirror. First tunnel junction 20 is positioned between top and bottom mirrors 12 and 14. First oxide layer 22 can be positioned adjacent to top mirror 12 or bottom mirror 14.
20 With any of the embodiments illustrated in Figures 1 through 17 top and bottom mirrors 12 and 14 can be dielectric mirrors. Dielectric materials exhibit large index contrast. Therefore a fewer number of pairs is necessary to obtain high reflectivities.

Referring now to Figure 19, one or both of mirrors 12 and 14 can
25 be a fiber 62 with a grating 64. Suitable fibers 62 include but are not limited to single or multi-mode fibers, silicon, plastic and the like. First tunnel junction 20 is positioned between top and bottom mirrors 12 and 14. First oxide layer 22 can be positioned adjacent to top mirror 12 or bottom mirror 14. With any of the embodiments illustrated in Figures
30 1 through 17 top and bottom mirrors 12 and 14 can be a fiber 62 with grating 64. Grating 64 can be used to form an external cavity which allows for wavelength tuning by moving fiber 62. Grating 64 also eliminates the need for DBR's and therefore reduces manufacturing time and costs.

35 In another embodiment, illustrated in Figure 20, one or both of top and bottom mirrors 12 and 14 is a fused mirror. Wafer fusion has the same advantages as growth of lattice relaxed mirror except that in the wafer fusion case no threading dislocations are present in the mirror. The use of wafer fusion permits the use of a material system for
40 the DBR that is mismatched from the substrate.

5 First tunnel junction 20 is positioned between top and bottom mirrors 12 and 14. First oxide layer 22 can be positioned adjacent to top mirror 12 or bottom mirror 14. With any of the embodiments illustrated in Figures 1 through 17 top and bottom mirrors 12 and 14 can be fused mirrors.

10 As illustrated in Figure 21, top mirror 12 of any of the Figures 1 through 20 can be a cantilever apparatus that uses an electrostatic force that pulls on a cantilever arm. The mechanical deflection resulting from this electrostatic force is used to change the length of a Fabry-Perot microcavity and consequently to the resonance wavelength.

15 In this embodiment, top mirror 12 has a cantilever structure consisting of a base 66, an arm 68 and an active head 70. The bulk of cantilever structure may consist of a plurality of reflective layers 72 which form a distributed Bragg reflector (DBR). Layers 72 can be formed of different materials including but not limited to AlGaAs. Different compositional ratios are used for individual layers 72, e.g., $\text{Al}_{0.09}\text{Ga}_{0.91}\text{As}/\text{Al}_{0.58}\text{Ga}_{0.42}\text{As}$. The topmost layer of layers 72 is heavily doped to ensure good contact with an electrical tuning contact 74 deposited on top of the cantilever structure.

20 The actual number of layers 72 may vary from 1 to 20 and more, depending on the desired reflectivity of the DBR. Furthermore, any suitable reflecting material other than AlGaAs may be used to produce layers 72. Active head 70 is made of layers. However, arm 68 and base 66 do not need to be made of layers.

25 Base 66 can have a variety of different geometric configurations and large enough to maintain dimensional stability of the cantilever structure. The width of arm 68 ranges typically from 2 to 8 microns while its length is 25 to 100 μm or more. The stiffness of arm 68 increases as its length decreases. Consequently, shorter cantilevers require greater forces to achieve bending but shorter cantilevers also resonate at a higher frequency. The preferred diameter of active head 70 falls between 5 and 40 microns. Other dimensions are suitable.

30 Electrical tuning contact 74 resides on all or only a portion of a top of the cantilever structure. Electrical tuning contact 74 be sufficiently large to allow application of a first tuning voltage V_{t1} . A support 76 rests on a substrate 78 across which a voltage can be

40

5 sustained. Substrate 78 can include a second DBR 68. Support 76 can
be made of the same material as layers 72. A voltage difference
between layers 72 and substrate 78 causes a deflection of arm 68
towards substrate 78. If layers 72 and substrate 78 are oppositely
10 doped, then a reverse bias voltage can be established between them.
Substrate 78 is sufficiently thick to provide mechanical stability to the
entire cantilever apparatus. Inside substrate 78 and directly under
active head 70 are one or more sets of reflective layers with each set
forming a second DBR. A more complete description of the cantilever
15 apparatus is disclosed in U.S. Patent No. 5,629,951, incorporated
herein by reference.

 The foregoing description of a preferred embodiment of the invention
has been presented for purposes of illustration and description. It is
not intended to be exhaustive or to limit the invention to the precise
forms disclosed. Obviously, many modifications and variations will be
20 apparent to practitioners skilled in this art. It is intended that the
scope of the invention be defined by the following claims and their
equivalents.

5

CLAIMS

1. A vertical cavity apparatus, comprising:
a first mirror;
a substrate
a second mirror coupled to the substrate;
10 at least a first and a second active region each positioned
between the first and second mirrors;
at least a first oxide layer positioned between the first and second
mirrors; and
at least a first tunnel junction positioned between the first and
15 second mirrors.
2. The apparatus of claim 1, wherein the first oxide layer is
positioned between the first mirror and the first active region.
3. The apparatus of claim 1, wherein the first oxide layer is
positioned between the second mirror and the second active region.
- 20 4. The apparatus of claim 1, wherein the first tunnel junction
is positioned between the first and second active regions.
5. The apparatus of claim 1, wherein the substrate has a
given crystallographic orientation.
6. The apparatus of claim 1, wherein the first mirror includes
25 a metallic layer.
7. The apparatus of claim 1, wherein the substrate has a
etched pattern formed on a top or a bottom surface.
8. The apparatus of claim 1, wherein the substrate includes
an epitaxy structure.
- 30 9. The apparatus of claim 1, wherein the substrate includes
a dielectric pattern for selective area epitaxy.
10. The apparatus of claim 1, wherein substantially the entire
apparatus is grown on a planar substrate with at least one layer grown

- 5 while the planar substrate is held stationary and the other layers are grown while the planar substrate is rotated.
11. The apparatus of claim 1, wherein the apparatus is a vertical cavity surface emitting laser.
- 10 12. The apparatus of claim 1, wherein the apparatus is a detector.
13. The apparatus of claim 1, wherein the apparatus is a modulator.
14. The apparatus of claim 1, wherein the apparatus is an attenuator.
- 15 15. The apparatus of claim 1, wherein the apparatus is an amplifier.
16. The apparatus of claim 1, wherein the apparatus is a micromechanical structure.
- 20 17. The apparatus of claim 16, wherein the apparatus is a micromechanical structure with a single support member.
18. The apparatus of claim 16, wherein the apparatus is a micromechanical structure with at least two support members.
19. The apparatus of claim 16, wherein the apparatus is a tunable micromechanical structure.
- 25 20. The apparatus of claim 1, wherein at least a portion of the first mirror is a micromechanical structure.
21. The apparatus of claim 1, wherein at least a portion of the first mirror is a micromechanical structure with a single support member.
- 30 22. The apparatus of claim 1, wherein at least a portion of the first mirror is a micromechanical structure with at least two support members.

- 5 23. The apparatus of claim 1, wherein at least a portion of the first mirror is a cantilever structure.
24. The apparatus of claim 1, wherein at least a portion of the first mirror is a tunable cantilever structure.
25. The apparatus of claim 1, wherein the first mirror is
10 tunable.
26. The apparatus of claim 1, wherein the first mirror includes a tunable filter.
27. The apparatus of claim 1, further comprising:
 a tunable filter coupled to the first mirror.
- 15 28. The apparatus of claim 1, wherein the tunnel junction has first and second opposing sides that are made of the same material.
29. The apparatus of claim 1, wherein the tunnel junction has first and second opposing sides that are made of different materials.
30. The apparatus of claim 1, wherein the tunnel junction has
20 first and second opposing sides each having a different thickness.
31. The apparatus of claim 1, wherein the tunnel junction has first and second opposing sides each having a different doping profile.
32. The apparatus of claim 1, wherein the tunnel junction is substantially uniformly doped.
- 25 33. The apparatus of claim 1, wherein the tunnel junction is non-uniformly doped.
34. The apparatus of claim 1, wherein the tunnel junction is a compositionally graded tunnel junction.
35. The apparatus of claim 1, wherein the first active region
30 includes a first quantum well.

5 36. The apparatus of claim 1, wherein the first active region includes a plurality of first quantum wells.

 37. The apparatus of claim 36, wherein at least a portion of the plurality of first quantum wells have different widths.

10 38. The apparatus of claim 36, wherein at least a portion of the plurality of first quantum wells have the same widths.

 39. The apparatus of claim 36, wherein at least a portion of the plurality of first quantum wells have different maximum gain wavelength.

15 40. The apparatus of claim 36, wherein at least a portion of the plurality of first quantum wells have the same maximum gain wavelength.

 41. The apparatus of claim 36, wherein at least a portion of individual quantum wells of the plurality of first quantum wells have different compositions.

20 42. The apparatus of claim 36, wherein at least a portion of individual quantum wells of the plurality of first quantum wells have the same composition.

25 43. The apparatus of claim 36, wherein at least a portion of individual quantum wells of the plurality of first quantum wells have the same strain.

 44. The apparatus of claim 36, wherein at least a portion of individual quantum wells of the plurality of first quantum wells have different strain.

30 45. The apparatus of claim 36, wherein the plurality of first quantum wells has a plurality of barriers and at least a portion of barriers in the plurality have the same strain.

 46. The apparatus of claim 45, wherein at least a portion of individual quantum wells of the plurality of first quantum wells and at

5 least a portion of individual barriers in the plurality have opposite strain.

47. The apparatus of claim 36, wherein the plurality of first quantum wells has a plurality of barriers and at least a portion of barriers in the plurality have different strains.

10 48. The apparatus of claim 36, wherein the plurality of first quantum wells has a plurality of barriers and at least a portion of barriers in the plurality are unstrained.

49. The apparatus of claim 35, wherein the second active region includes a second quantum well.

15 50. The apparatus of claim 49, wherein the second active region includes a plurality of second quantum wells.

51. The apparatus of claim 50, wherein at least a portion of the plurality of second quantum wells have different widths.

20 52. The apparatus of claim 50, wherein at least a portion of the plurality of second quantum wells have the same widths.

53. The apparatus of claim 50, wherein at least a portion of the plurality of second quantum wells have different maximum gain wavelength.

25 54. The apparatus of claim 50, wherein at least a portion of the plurality of second quantum wells have the same maximum gain wavelength.

55. The apparatus of claim 50, wherein at least a portion of individual quantum wells of the plurality of second quantum wells have different compositions.

30 56. The apparatus of claim 50, wherein at least a portion of individual quantum wells of the plurality of second quantum wells have the same composition.

5 57. The apparatus of claim 50, wherein at least a portion of individual quantum wells of the plurality of second quantum wells have the same strain.

 58. The apparatus of claim 50, wherein at least a portion of individual quantum wells of the plurality of second quantum wells have
10 different strain.

 59. The apparatus of claim 50, wherein the plurality of second quantum wells has a plurality of barriers and at least a portion of barriers in the plurality have the same strain.

 60. The apparatus of claim 50, wherein the plurality of second
15 quantum wells has a plurality of barriers and at least a portion of barriers in the plurality have different strains.

 61. The apparatus of claim 60, wherein each of the first and second quantum wells is selected from a strained quantum well, a tensile strained quantum well, an unstrained quantum well and a
20 compression strained quantum well.

 62. The apparatus of claim 50, wherein a width of the first quantum well is different from a width of the second quantum well.

 63. The apparatus of claim 50, wherein the first quantum well generates a first quantum well maximum gain wavelength, and the
25 second quantum well generates a second quantum well maximum gain wavelength.

 64. The apparatus of claim 63, wherein the first and second quantum well maximum gain wavelengths are different.

 65. The apparatus of claim 63, wherein the first and second
30 quantum well maximum gain wavelengths are the same.

 66. The apparatus of claim 63, wherein the first quantum well maximum gain wavelength is longer than the second quantum well maximum gain wavelength.

5 67. The apparatus of claim 1, wherein the first active region includes a first bulk region.

 68. The apparatus of claim 67, wherein the second active region includes a second bulk region.

10 69. The apparatus of claim 68, wherein at least one of the first and second bulk regions is non-doped.

 70. The apparatus of claim 68, wherein at least one of the first and second bulk regions is substantially uniformly doped.

 71. The apparatus of claim 68, wherein at least one of the first and second bulk regions is non-uniformly doped.

15 72. The apparatus of claim 68, wherein at least one of the first and second bulk regions has first and second opposing sides that are made of the same material.

 73. The apparatus of claim 68, wherein at least one of the first and second bulk regions has first and second opposing sides that are
20 made of different materials.

 74.. The apparatus of claim 68, wherein at least one of the first and second bulk regions has first and second opposing sides each having a different thickness.

 75. The apparatus of claim 68, wherein at least one of the first
25 and second bulk regions has first and second opposing sides each having a different doping profile.

 76. The apparatus of claim 68, wherein at least one of the first and second bulk regions is compositionally graded.

30 77. The apparatus of claim 68, wherein a width of the first bulk region is different from a width of the second bulk region.

 78. The apparatus of claim 50, further comprising:
 a first partial DBR positioned between the first and second active regions.

5 79. The apparatus of claim 1, wherein the first and second mirrors are each DBRs.

 80. The apparatus of claim 50, further comprising:
 a third active region positioned between the second active region and the second mirror.

10 81. The apparatus of claim 80, wherein the third active region includes a third quantum well.

 82. The apparatus of claim 81, wherein the third active region includes a plurality of third quantum wells.

15 83. The apparatus of claim 82, wherein at least a portion of the plurality of third quantum wells have different widths.

 84. The apparatus of claim 82, wherein at least a portion of the plurality of third quantum wells have the same widths.

20 85. The apparatus of claim 82, wherein at least a portion of the plurality of third quantum wells have different maximum gain wavelength.

 86. The apparatus of claim 82, wherein at least a portion of the plurality of third quantum wells have the same maximum gain wavelength.

25 87. The apparatus of claim 82, wherein at least a portion of individual quantum wells of the plurality of third quantum wells have different compositions.

 88. The apparatus of claim 82, wherein at least a portion of individual quantum wells of the plurality of third quantum wells have the same composition.

30 89. The apparatus of claim 82, wherein at least a portion of individual quantum wells of the plurality of third quantum wells have the same strain.

5 90. The apparatus of claim 82, wherein at least a portion of individual quantum wells of the plurality of third quantum wells have different strain.

 91. The apparatus of claim 82, wherein the plurality of third quantum wells has a plurality of barriers and at least a portion of
10 barriers in the plurality have the same strain.

 92. The apparatus of claim 82, wherein the plurality of third quantum wells has a plurality of barriers and at least a portion of barriers in the plurality have different strains.

 93. The apparatus of claim 80, wherein the third active region
15 includes a third bulk region.

 94. The apparatus of claim 93, wherein each of the first, second and third bulk regions has a different width.

 95. The apparatus of claim 81, wherein the first quantum well generates a first quantum well maximum gain wavelength, the second
20 quantum well generates a second quantum well maximum gain wavelength and the third quantum well generates a third quantum well maximum gain wavelength.

 96. The apparatus of claim 81, wherein all of the first, second and third quantum well maximum gain wavelengths are all different.

25 97. The apparatus of claim 81, wherein at least two of the first, second and third quantum well maximum gain wavelengths are different.

 98. The apparatus of claim 81, wherein all of the first, second and third quantum well maximum gain wavelengths are the same.

30 99. The apparatus of claim 81, wherein at least two of the first, second and third quantum well maximum gain wavelengths are the same.

5 100. The apparatus of claim 81, wherein each of the first, second and third quantum wells has a different width.

 101. The apparatus of claim 81, wherein each of the first, second and third quantum wells produces an output with a different wavelength.

10 102. The apparatus of claim 81, further comprising:
 a second tunnel junction positioned between the second active region and the third active region.

 103. The apparatus of claim 102, wherein the second tunnel junction has first and second opposing sides that are made of the same
15 material.

 104. The apparatus of claim 102, wherein the second tunnel junction has first and second opposing sides that are made of different materials.

 105. The apparatus of claim 102, wherein the second tunnel junction has first and second opposing sides each having a different
20 thickness.

 106. The apparatus of claim 102, wherein the second tunnel junction has first and second opposing sides each having a different doping profile.

25 107. The apparatus of claim 102, wherein the second tunnel junction is a compositionally graded tunnel junction.

 108. The apparatus of claim 80, further comprising:
 a first partial DBR positioned between the first tunnel junction and the second active region; and
30 a second partial DBR positioned between the second tunnel junction and the third active region.

 109. The apparatus of claim 102, further comprising:
 a second oxide layer positioned between the first tunnel junction and the second active region; and

5 a third oxide layer positioned between the second tunnel junction and the third active region.

110. The apparatus of claim 46, further comprising:
a first partial DBR positioned between the first tunnel junction
and the second oxide layer; and
10 a second partial DBR positioned between the second tunnel junction and the third oxide layer.

111. A vertical cavity apparatus, comprising:
a first mirror;
a substrate
15 a second mirror coupled to the substrate;
a first active region positioned adjacent to the first mirror;
a second active region positioned adjacent to the second mirror;
a plurality of individual active regions, each of an individual
active region being positioned between the first and second active
20 regions;
a first oxide layer positioned between the first mirror and the
second mirror; and
a plurality of tunnel junctions positioned between the first and
second mirrors.

25 112. A vertical cavity apparatus, comprising:
a first mirror;
a substrate;
a second mirror coupled to the substrate;
at least a first and a second active region each positioned
30 between the first and second mirrors;
a first etched layer positioned between the first and second
mirrors; and
a first tunnel junction positioned between the first and second
mirrors.

35 113. A vertical cavity apparatus, comprising:
a first mirror;
a substrate;

5 a second mirror, wherein at least a portion of one of the first and
second mirrors is a lattice relaxed mirror;
 at least a first and a second active region each positioned
between the first and second mirrors; and
 a first tunnel junction positioned between the first and second
10 mirrors.

 114. A vertical cavity apparatus, comprising:
 a first mirror;
 a substrate;
 a second mirror coupled to the substrate, wherein at least a
15 portion of one of the first and second mirrors is a dielectric mirror;
 at least a first and a second active region each positioned
between the first and second mirrors; and
 a first tunnel junction positioned between the first and second
mirrors.

20 115. A vertical cavity apparatus, comprising:
 a first mirror;
 a substrate.
 a second mirror coupled to the substrate, wherein at least a
portion of one the first and second mirrors is a fiber with a grating;.
25 at least a first and a second active region each positioned
between the first and second mirrors; and.
 a first tunnel junction positioned between the first and second
mirrors.

 116. A vertical cavity apparatus, comprising:
30 a first mirror;
 a substrate;
 a second mirror coupled to the substrate, wherein at least a
portion of one of the first and second mirrors is a fused mirror;
 at least a first and a second active region each positioned
35 between the first and second mirrors; and
 a first tunnel junction positioned between the first and second
mirrors.

- 5 117. A vertical cavity apparatus, comprising:
 a first mirror;
 a substrate;
 a second mirror coupled to the substrate;
 at least a first and a second active region each positioned
10 between the first and second mirrors;
 a first ion implantation layer positioned between the first and
 second mirrors; and
 a first tunnel junction positioned between the first and second
15 mirrors.




Fig 1(a)




Fig 1(b)






Fig 1(c)








Fig 6




Fig 7




Fig 8






Fig 10




FIG. 12

FIG. 11




FIG. 13

FIG. 14




FIG. 15




FIG. 16




Fig. 17




Fig 18(a)




Fig 18(b)



Fig 18(c)




Fig 18(d)



Fig 18(e)




Fig. 19




Fig. 20

Fig. 21

